

GE910 Family Digital Voice Interface

Application Note

80000NT10099A Rev. 0 – 2013-05-23



*SPECIFICATIONS SUBJECT TO CHANGE WITHOUT NOTICE***Notice**

While reasonable efforts have been made to assure the accuracy of this document, Telit assumes no liability resulting from any inaccuracies or omissions in this document, or from use of the information obtained herein. The information in this document has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies or omissions. Telit reserves the right to make changes to any products described herein and reserves the right to revise this document and to make changes from time to time in content hereof with no obligation to notify any person of revisions or changes. Telit does not assume any liability arising out of the application or use of any product, software, or circuit described herein; neither does it convey license under its patent rights or the rights of others.

It is possible that this publication may contain references to, or information about Telit products (machines and programs), programming, or services that are not announced in your country. Such references or information must not be construed to mean that Telit intends to announce such Telit products, programming, or services in your country.

Copyrights

This instruction manual and the Telit products described in this instruction manual may be, include or describe copyrighted Telit material, such as computer programs stored in semiconductor memories or other media. Laws in the Italy and other countries preserve for Telit and its licensors certain exclusive rights for copyrighted material, including the exclusive right to copy, reproduce in any form, distribute and make derivative works of the copyrighted material. Accordingly, any copyrighted material of Telit and its licensors contained herein or in the Telit products described in this instruction manual may not be copied, reproduced, distributed, merged or modified in any manner without the express written permission of Telit. Furthermore, the purchase of Telit products shall not be deemed to grant either directly or by implication, estoppel, or otherwise, any license under the copyrights, patents or patent applications of Telit, as arises by operation of law in the sale of a product.

Computer Software Copyrights

The Telit and 3rd Party supplied Software (SW) products described in this instruction manual may include copyrighted Telit and other 3rd Party supplied computer programs stored in semiconductor memories or other media. Laws in the Italy and other countries preserve for Telit and other 3rd Party supplied SW certain exclusive rights for copyrighted computer programs, including the exclusive right to copy or reproduce in any form the copyrighted computer program. Accordingly, any copyrighted Telit or other 3rd Party supplied SW computer programs contained in the Telit products described in this instruction manual may not be copied (reverse engineered) or reproduced in any manner without the express written permission of Telit or the 3rd Party SW supplier. Furthermore, the purchase of Telit products shall not be deemed to grant either directly or by implication, estoppel, or otherwise, any license under the copyrights, patents or patent applications of Telit or other 3rd Party supplied SW, except for the normal non-exclusive, royalty free license to use that arises by operation of law in the sale of a product.



USAGE AND DISCLOSURE RESTRICTIONS

License Agreements

The software described in this document is the property of Telit and its licensors. It is furnished by express license agreement only and may be used only in accordance with the terms of such an agreement.

Copyrighted Materials

Software and documentation are copyrighted materials. Making unauthorized copies is prohibited by law. No part of the software or documentation may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language or computer language, in any form or by any means, without prior written permission of Telit

High Risk Materials

Components, units, or third-party products used in the product described herein are NOT fault-tolerant and are NOT designed, manufactured, or intended for use as on-line control equipment in the following hazardous environments requiring fail-safe controls: the operation of Nuclear Facilities, Aircraft Navigation or Aircraft Communication Systems, Air Traffic Control, Life Support, or Weapons Systems ("High Risk Activities"). Telit and its supplier(s) specifically disclaim any expressed or implied warranty of fitness for such High Risk Activities.

Trademarks

TELIT and the Stylized T Logo are registered in Trademark Office. All other product or service names are the property of their respective owners.

Copyright © Telit Communications S.p.A.



Figures

fig. 1: Example of Digital Voice Interface Use.....	9
fig. 2: Master and Slave Configurations	10
fig. 3: Telit Module/Codec Connections.....	12
fig. 4: DVI Configurations.....	12
fig. 5: Module is Master/Normal mode/ N bits per sample/Dual Mono	13
fig. 6: Module is Master/Normal mode/16 bits per sample/Dual Mono/<edge>=0.....	15
fig. 7: Module is Slave/Normal mode/24 bits per sample/Dual Mono/<edge>=0.....	17
fig. 8: Module is Master/Burst mode/N bits per sample/Mono Mode	18
fig. 9: Module is Slave/Burst mode/N bits per sample/Mono Mode	20
fig. 10: Module is Slave/Burst mode/16 bits per sample/Mono Mode	22
fig. 11: I ² S Bus Configurations	23
fig. 12: Schematic for Reference Design	24

Tables

Tab. 1: DVI Signals	10
Tab. 2: DVI configuration via AT#DVI command.....	11
Tab. 3: DVI Audio Format configuration via AT#DVIEXT command	11
Tab. 4: BitClockFrequency generated by the module in Master/Normal Mode.....	13
Tab. 5: BitClockFrequency generated by the module in Master/Burst Mode	18



2.1. DVI Introduction

The physical DVI interface provided by the modules of the Telit’s GE910 family is based on the standard I²S Bus. An overview of the standard I²S Bus is described in chapter 4.1. Tab. 1 summarizes the DVI signals and a short description for each one of them; refer to document [1] to have information on electrical characteristics and signals pin-out.

I ² S Signal	DVI Signal	Description
Clock	DVI_CLK	Data Clock
Word Alignment	DVI_WAO	Frame Synchronism
serial audio data input	DVI_RX	Received Data
serial audio data output	DVI_TX	Transmitted Data

Tab. 1: DVI Signals

The figures below show the two configurations of the DVI interface relating to the Word Alignment and Clock signals. When the module is Master the Clock and Word Alignment signals (also called Word Alignment Output WAO) are generated by the module itself, otherwise, when it is Slave, both signals are generated by the connected Audio Device Codec.

In general, before establishing a voice call it is possible to select one of the two configurations and in accordance with the selected setting, configure the module and the codec via the AT commands provided by Telit [3]. The next pages describe the use of these AT commands.




fig. 2: Master and Slave Configurations



3. DVI Setting Examples

The next chapters show examples concerning the audio formats supported by the DVI audio bus in Master and Slave configurations. All the following setting examples are performed using the hardware configuration shown in fig. 3. I²C bus is used to configure the MAX9867 Codec³ [2]; the user by means of AT commands can control the codec. The DVI bus provides the voice connection between the two devices.




fig. 3: Telit Module/Codec Connections

The setting examples are organized as shown in the figure below.




fig. 4: DVI Configurations

³ The following examples use the MAX9867 Codec, see chapter 4.2 for a schematic reference design. In general, the user can use any codec compliant with the technical requirements of the GE910 modules.



3.1. Normal (I²S) Mode

3.1.1. Module is Master

The fig. 5 shows a timing diagram that refers to the module in the role of master. In this case, the WAO and CLK signals are generated by the module. The WAO signal defines the frame of the two audio channels: left and right.




fig. 5: Module is Master/Normal mode/ N bits per sample/Dual Mono

When module is Master the BitClockFrequency (CLK) is provided by the following expression:

$$BitClockFrequency = DataWordBit \times ChannelNumber \times AudioSamplingRate$$

Refer to Tab. 4 for the BitClockFrequency generated by the module.

<samplewidth>	DataWordBit	Audio channels	AudioSampleRate: 8 KHz
			BitClockFrequency in KHz
0	16	2	256
1	reserved		
2	reserved		
3	24	2	384
4	32	2	512

Tab. 4: BitClockFrequency generated by the module in Master/Normal Mode



The following figure shows the timing diagram, captured by a logic analyzer, concerning the above described module/codec setting. The CLK (256 KHz) and WAO signals are generated by the module.

Left channel:

↓: Data transitions occur on the falling edge of the CLK

↑: Data are latched on the rising edge of the CLK

Right channel:

↓: Data transitions occur on the falling edge of the CLK

↑: Data are latched on the rising edge of the CLK




fig. 6: Module is Master/Normal mode/16 bits per sample/Dual Mono/<edge>=0



The following figure shows the timing diagram, captured by a logic analyzer, concerning the above described module/codec setting. The CLK (384 KHz) and WAO signals are generated by the codec.

Left channel:

↓: Data transitions occur on the falling edge of the CLK

↑: Data are latched on the rising edge of the CLK

Right channel:

↓: Data transitions occur on the falling edge of the CLK

↑: Data are latched on the rising edge of the CLK




fig. 7: Module is Slave/Normal mode/24 bits per sample/Dual Mono/<edge>=0



3.2. Burst Mode (PCM)

3.2.1. Module is Master

The fig. 8 shows a timing diagram that refers to the module in the role of master. In this case, the WAO and CLK signals are generated by the module. The WAO signal defines the frame of the audio channel.




fig. 8: Module is Master/Burst mode/N bits per sample/Mono Mode

When module is Master the BitClockFrequency (CLK) is provided by the following expression:

$$BitClockFrequency = (DataWordBit + 1) \times AudioSampleRate$$

Refer to Tab. 5 for the BitClockFrequency generated by the Module.

<samplewidth>	DataWordBit	Audio channels	AudioSampleRate: 8 KHz
			BitClockFrequency in KHz
0	16 (+ 1 ⁴)	1	136
1		reserved	
2		reserved	
3		reserved	
4	32 (+ 1)	1	264

Tab. 5: BitClockFrequency generated by the module in Master/Burst Mode

⁴ The width of the WAO pulse is 1 CLK.



3.2.2. Module is Slave

The fig. 9 shows a timing diagram that refers to the codec in master configuration. In this case, the WAO and CLK signals are generated by the codec.




fig. 9: Module is Slave/Burst mode/N bits per sample/Mono Mode



4. Annex

4.1. I²S Bus Overview

This chapter provides a short description of the standard I²S bus. This standard suitably modified is used by the DVI interface implemented on the GE910 family.

The standard I²S is an electrical serial bus designed for connecting digital audio devices. This popular serial bus has been developed by Philips® in 1986 as a 3-wire bus for interfacing to audio chips such as codecs. It is a simple data interface, without any form of address or device selection.


Refer to fig. 11: the I²S design handles audio data separately from clock signals. On an I²S bus, there is only one bus master and one transmitter.

In high-quality audio applications involving a codec, the codec is typically the master so that it has precise control over the I²S bus clock.


An I²S bus design consists of the following serial bus lines:

- SD: Serial Data
- WS: Word Select
- Serial Clock: SCK

The I²S bus carries two channels (left and right) 8 bit long, which are typically used to carry stereo audio data streams. The data alternates between left and right channels, as controlled by the word select signal driven by the bus master.



Transmitter = Master



Receiver = Master

fig. 11: I²S Bus Configurations



4.2. Schematic

A schematic example of an interface between the GE910 Telit Modules and the MAX9867 Codec could be the following:




fig. 12: Schematic for Reference Design

